We have systematically studied the effect of post deposition annealing (PDA) for Al 2 O 3 -capped HfO 2 on flatband voltage (V fb ) shift and V t variation, and found that capped-dielectric process integration has a risk for additional V t variation. However, we have found that higher temperature PDA process not only brings higher V fb shift but also suppresses this V t variation. High temperature PDA also has a risk for EOT increase, but process combination of low temperature PDA before Al 2 O 3 deposition and high temperature PDA after Al 2 O 3 deposition can suppress EOT increase without capping-induced V t variation. Introduction Metal gate/dual high-k CMISFETs have much attention because it is difficult to achieve low V t CMISFET by common high-k dielectrics [1] [2] . Al 2 O 3 is a candidate dielectric for pMISFET [3] and existence of Al 2 O 3 at the high-k/interfacial layer (IFL) interface plays an essential role in V fb shift [4] . Among many approaches to V t control, we have proposed single metal/dual high-k (SMDH) CMISFETs in order to simultaneously control V t and the gate profile (CD, taper, LWR, etc) [5] . However taking account of dual high-k CMISFETs process, not bottom Al 2 O 3 deposition under Hf-based high-k dielectric but cap Al 2 O 3 deposition on Hf-based high-k dielectric with subsequent Al 2 O 3 diffusion to high-k/IFL interface is desirable. In case of this process, removal of high-k dielectrics from IFL is not necessary, so it keeps initial high-k/IFL surface and is integration-friendly. For Al 2 O 3 capped high-k dielectrics, thermal annealing condition for Al 2 O 3 diffusion to high-k/IFL interface is very important.
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In this paper, we have developed the suitable annealing process of Al 2 O 3 -capped HfO 2 from the view point of V fb positive shift for pMISFET's V t lowering, reduction of V t variation and less EOT increase. Experimental The process flow is shown in Fig. 1 . HfO 2 is deposited as base high-k dielectric, and Al 2 O 3 is deposited as V t controlling high-k dielectric. HfO 2 and Al 2 O 3 are deposited by ALD (Atomic Layer Deposition). PDA1, which is post HfO 2 deposition annealing, and PDA2, which is post Al 2 O 3 deposition annealing, are applied several at temperatures for 5seconds. After that, TiN and W are deposited by PVD as workfunction tuning metal and low resistive metal, respectively. After gate electrodes are formed by dry etching, extension and source/drain region are formed by ion implant and spike RTA at 1000ºC. EOT and V fb are extracted by "MIRAI-ACCEPT" [6] .
Results and Discussion Fig. 2 shows the CV curves of HfO 2 and Al 2 O 3 /HfO 2 with several PDA conditions and Fig. 3 shows those V fb -EOT relations. The V fb of Al 2 O 3 -capped HfO 2 without PDA2 dose not shift from that of HfO 2 and only EOT increases. It suggests that spike RTA (1000ºC) at source/drain activation step is not enough for diffusing Al 2 O 3 to high-k/IFL interface. Sequential PDA after Al 2 O 3 deposition is needed for V fb positive shift and the shift depends on PDA temperature. The V fb shift is largest at 1050ºC-PDA2 and the value reaches to almost 0.2V. To investigate the difference between the samples of 850ºC-PDA2 and 1050ºC-PDA2, Al profile is evaluated by 3D atom probe field ion microscopy [7] (Fig. 4) . The Al concentration profile is most different at HfO 2 /IFL interface, and Al segregates at a bottom of HfO2 further more after 1050ºC-PDA2 than after 850ºC PDA2.
Fig . 5 shows the 2D mapping of Al concentration at HfO 2 /IFL interface observed by 3D atom probe field ion microscopy. The Al concentrations are fluctuated in the similar manner for both 850ºC-and 1050ºC-PDA2 samples, but higher concentration spots are comparatively infrequent for 850ºC-PDA2. This random fluctuation behavior of Al is considered to have a risk of additional V t variation on random fluctuation of channel impurity atoms. Fig. 6 shows that σΔV t of pMISFETs with and without Al 2 O 3 depends on PDA2 temperatures. σΔV t is the standard deviation of the random offset of the transistor pair, and usually described as following equation [8] ,
where L is channel length and W is channel width. Fig. 3 . For EOT reduction, we tried process integration combined with PDA1 and PDA2. Fig. 7 shows the EOT-V fb plot of single PDA, in which only PDA2 at 850ºC or 1050ºC is applied, and combination PDA, in which both 850ºC-PDA1 and 1050ºC-PDA2 are applied. The combination PDA suppresses EOT increase while keeping the large V fb shift. Because this EOT reduction supposed to be caused by suppression of IFL growth, mobility degradation is anticipated. Fig. 8 
